

[illegible]


<b>GIGABYTE</b>		
Title		
<b>BLOCK DIAGRAM</b>		
Size	Document Number	Rev
Custom	<b>GA-M61PME-S2</b>	<b>2.02</b>
Date:	Thursday, January 24, 2008	Sheet 1 of 29

**P-Code: U96133-0**

[illegible][illegible]

<b>GIGABYTE</b>			
<b>BOM &amp; PCB MODIFY HISTORY</b>			
Size Custom	Document Number		Rev <b>2.02</b>
<b>GA-M61PME-S2</b>			
Date:	Tuesday, February 12, 2008	Sheet	2 of 29

BLOCK DIAGRAM





GIGABYTE			
BLOCK DIAGRAM			
Size	Document Number	Rev	
Custom	GA-M61PME-S2	2.02	
Date:	Thursday, January 24, 2008	Sheet	3 of 29

L0\_CADIN\_L[0..15] <L0\_CADIN\_L[0..15] <11>  
L0\_CADIN\_H[0..15] <L0\_CADIN\_H[0..15] <11>  
L0\_CLKIN\_L[0..1] <L0\_CLKIN\_L[0..1] <11>  
L0\_CLKIN\_H[0..1] <L0\_CLKIN\_H[0..1] <11>  
L0\_CADOUT\_L[0..15] <L0\_CADOUT\_L[0..15] <11>  
L0\_CADOUT\_H[0..15] <L0\_CADOUT\_H[0..15] <11>  
L0\_CLKOUT\_L[0..1] <L0\_CLKOUT\_L[0..1] <11>  
L0\_CLKOUT\_H[0..1] <L0\_CLKOUT\_H[0..1] <11>

CPU\_VDD\_RUN = VCORE  
CPU\_VDDA\_RUN = VDDA25  
VLDT\_RUN = VCC12\_HT  
CPU\_VDDIO\_SUS = DDR18V  
CPU\_VTT\_SUS = DDRVTT





VLDT\_A = VCC12\_HT  
VLDT\_B = HT12B



GIGABYTE

Title			CPU HYPER TRANSPORT
Size	Document Number	Rev	
Custom			GA-M61PME-S2
Date:	Thursday, January 24, 2008	Sheet	4 of 29







Route as 80-Ohm differential impedance  
Keep trace to resistor less than 1" from CPU pin

Erratum 133, Revision Guide for  
AMD NPT 0Fh Processors

Erratum 133, Revision Guide for  
AMD NPT 0Fh Processors

LAYOUT: Route trace 50 mils wide and  
500 to 750 mils long between these caps.





asserted at 131 degree  
deasserted at 116 degree

Place at PH3 copper

GIGABYTE			
CPU CONTROL			
Size	Document Number	Rev	
Custom	GA-M61PME-S2	2.02	
Date:	Thursday, January 24, 2008	Sheet	6 of 29

VLDT\_RUN\_B is connected to the VLDT\_RUN power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.
































MCP61P-BGA692[10HB1-080692-30R]



GPI010,11:RSMRST#-->LOW  
SO POWER PLUG,LOCKER NO CHANGE;  
LOCKER MOVE BY TRIGGER(TEST  
TIMING)



**GIGABYTE**

Title			MCP61-USB-AC97	
Size			GA-M61PME-S2	
Date			Thursday, January 24, 2008	Sheet 16 of 29
Document Number			Rev 2.02	







# PCI SLOT 1,2,3



GIGABYTE		
PCI SLOT 1,2		
File	Document Number	Rev
	GA-M61PME-S2	2.02
Date:	Thursday, January 24, 2008	Sheet 19 of 29



Default	Description
DTR1- 0	En SPI Flash
RTS1- 1	Mid-in/SO2 as SPI SO pin
TXD1 --	
DTR2- 0	PCIRSTx# are push-pull
RTS2- 0	Power-on FAN Duty=50%
TXD2 0	VID threshold is 0.8V/0.4V








IT8712  
H/W  
Strap

If 75232 is connected, please use 680 ohm to be the pull down resistor value. Since powered by 12V, 75232 has a very strong internal pull-up. It is hard to be pulled low. (Please see specification for detail of power on strapping setting)



### Power On Strapping Options

	Symbol	value	Description
JP1	Flashseg1_EN	1	Disabled.
		0	Flash I/F Address Segment 1 (FFF8_0000h-FFFF_FFFFh, 000E_0000h-000F_FFFFh) is enabled
JP2	SerFlh_SO_SEL	1	FLH_SO2 is selected as the Serial Flash I/F SO pin.
		0	FLH_SO1 is selected as the Serial Flash I/F SO pin.
JP3	CHIP_SEL	--	Chip selection in configuration.
JP4	BUF_SEL	1	The output buffers of PCIRST1#, PCIRST2#, PCIRST3#, PCIRST4# and PCIRST5# are enhanced open-drain. It drives high about 10-20 ns when the signal transits from low to high, and then Hi-Z.
		0	The output buffers are push-pull.
JP5	FAN_CTL_SEL	1	The default value of EC Index 15h / 16h / 17h is 00h
		0	The default value of EC Index 15h / 16h / 17h is 40h
JP6	VID_ISEL	1	The threshold voltage of VID is 2.0 / 0.8V
		0	The threshold voltage of VID is 0.8 / 0.4V

GIGABYTE		
ITE 8716 CX GB LPC IO		
File	Document Number	Rev
	GA-M61PME-S2	2.02
Date:	Thursday, January 24, 2008	Sheet 20 of 29





MDIO nvidia recommend  
pull-up to 3VDUAL



RTL8139C+ should configure to MDux = 0, MLink=1  
MDupActiveState = 0 MLinkActiveState = 1


RTSET PIN PULL DOWN  
RTL8201BL: 5.9K/6/1  
RTL8201CL: 2.0K/6/1

Enable: N-way, Full duplex, 100Mbps, Link  
Down Power Saving  
Disable: Isolate, Repeater Mode




GIGABYTE			
RTL 8201CL			
Size	Document Number	Rev	
Custom	GA-M61PME-S2	2.02	
Date:	Thursday, January 24, 2008	Sheet	21 of 29









## F USB1





## F USB2





## R USB



## 1012 EMI






GIGABYTE			
USB PORT			
Size	Document Number	Rev	
Custom	GA-M61PME-S2	2.02	
Date:	Sheet	24	of 29







# INTEL FRONT AUDIO


GIGABYTE			
File			
ALC883			
Size	Document Number	GA-M61PME-S2	
Custom		Rev 2.02	
Date:	Thursday, January 24, 2008	Sheet	25 of 29




## CD IN




## LINE OUT FRONT OUT




## LINE-IN




## MIC




## SURROUND



## CEN/LFE



## SURR BACK



GIGABYTE




AUDIO JACK

GA-M61PME-S2







Rev 2.02

Date: Thursday, January 24, 2008 Sheet 26 of 29

www.vinafix.vn






For plug, unplug quickly.  
Make sure SB\_PWOK is  
rising from Zero.






GIGABYTE			
Title			
PANEL & BUZZER			
Size	Document Number	Rev	
Custom	GA-M61PME-S2	2.02	
Date:	Sheet	27	of 29

# ATX POWER CONNECTOR



2006.06.29 EMI		
+12V	C24	0.1U/4/Y/5V/16V/Z/X
VCC3	C25	0.1U/4/Y/5V/16V/Z
VCC	C26	0.1U/4/Y/5V/16V/Z/X



GIGABYTE			
Title			
ATX CON,BIOS,VDDA25,VCC12_DUAL			
Size	Document Number	Rev	
Custom	GA-M61PME-S2	2.02	
Date:	Sheet	28	of 29

